Dynamic deadlock verification for general barrier synchronisation
نویسندگان
چکیده
منابع مشابه
Armus: dynamic deadlock verification for barriers
This paper presents a graph-based dynamic verification algorithm for deadlock detection and avoidance specialised in barrier synchronisation. Barriers are used to coordinate the execution of groups of tasks, and serve as a building block of parallel computing. The synchronisation patterns enabled by current barrier-based abstractions can introduce deadlocks, a major issue in getting parallel ap...
متن کاملA General Approach to Deadlock Freedom Verification for Software Architectures
When building complex software systems, the designer is faced with the problem of detecting mismatches arising from the activity of assembling components. The adoption of formal methods becomes unavoidable in order to support a precise identification of such mismatches in the early design stages. As far as deadlock freedom is concerned, some techniques appeared in the literature, which apply to...
متن کاملBarrier Synchronisation for occam-pi
This paper introduces a safe language binding for CSP multiway events (barriers) that has been built into occam-π (an extension of the classical occam language with dynamic parallelism, mobile processes and mobile channels). Barriers provide a simple way for synchronising multiple processes and are the fundamental control mechanism underlying both CSP (Communicating Sequential Processes) and BS...
متن کاملPractical barrier synchronisation
We investigate the performance of barrier syn-chronisation on both shared-memory and distributed-memory architectures, using a wide range of techniques. The performance results obtained show that distributed-memory architectures behave predictably, although their performance for barrier synchronisation is relatively poor. For shared-memory architectures, a much larger range of implementation te...
متن کاملGeneral Time Synchronisation Method for PLC Programs Aiming at Virtual Verification and Development with CAPE Tools
The latest state-of-the-art Computer Aided Production Engineering (CAPE) simulation technology offers OPC integration for PLC verification. A critical drawback with this technology has been identified and described within this paper. A new time synchronisation method and a simulation architecture are therefore presented and proposed. The time synchronisation method together with the architectur...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM SIGPLAN Notices
سال: 2015
ISSN: 0362-1340,1558-1160
DOI: 10.1145/2858788.2688519